cfaed Seminar Series

Tuan Nguyen , National University of Singapore

PR-HMPSoC: a Versatile Partially Reconfigurable Heterogeneous Multiprocessor System-on-Chip for Dynamic FPGA-based Embedded Systems

04.05.2016 (Wednesday) , 15:00 - 16:00
GS7a, Room 204 , Georg-Schumann-Str. 7A , 01187 Dresden

FPGA-based heterogeneous Multiprocessor Systems-on-Chip (HMPSoCs) are
becoming quite popular for high performance embedded systems because of their
powerful computational ability and relatively flexible architecture to adapt to
unexpected system requirement changes.

However, with the insatiable demands of
supporting an extensive range of applications beyond the limited resources of
FPGA chip and shorter time-to-market, many research works on partially
reconfigurable (PR) FPGA architectures have been conducted to fulfill the needs.
Those have yet to fully provide a versatile framework to exploit the flexibility of PR
such as hardware/software task migration and bitstream relocation; more
importantly, the on-chip debug features to access all processors currently loaded in
the system are compromised because of the lack of native-support from vendor
tools. In this paper, a novel PR-HMPSoC architecture for dynamic FPGA-based
embedded system is proposed to provide solutions for all of the above issues. The
results from the experimental system consisting of one static Microblaze and three
PR Microblaze/hardware accelerators connected by a Network-onChip show that the
architecture is very promising with just 8% reduction in operating frequency.

Go back