



WISSENSCHAFTSRAT

WR

# Dataflow programming for heterogeneous computing systems

#### Jeronimo Castrillon

Cfaed Chair for Compiler Construction TU Dresden jeronimo.castrillon@tu-dresden.de

Tutorial: Algorithmic specification, tools and algorithms for programming heterogeneous platforms. PACT Conference. San Francisco, October 19<sup>th</sup> 2015

cfaed.tu-dresden.de







#### Outline



Heterogeneous systems

Dataflow models

Analysis and synthesis

Summary

2



#### Outline



#### Heterogeneous systems

Dataflow models

Analysis and synthesis

Summary



#### Heterogeneous computing systems



- Today's heterogeneity
  - Desktop/HPC: GPGPU, GP + ACC
  - Embedded: RISCs, DSPs, ASIPs, ...
  - Resources: different performance/energy characteristics
- Tomorrow's heterogeneity: Emerging technologies
  - Heterogeneity beyond performance and energy
    - Reliability/error tolerance
    - Computation model





#### **Heterogeneity: Cfaed Vision**



German Excellence Cluster: Goal – "to explore new technologies for electronic information processing which overcome the limits of CMOS technology"



# **Heterogeneity: Example SiNW**

- SiNW: Silicon Nanowires
- Multi-gate devices with less performance penalty
- Reconfigurable P/N functionality

#### **Possibilities**

- New micro architectures
- New pipeline structures
- New field programmable devices







# Heterogeneity: Example chemical processing



CHAIRFOR

COMPILER

INSTRUCTION

- Lab-on-Chips: for sensing, analysis and test
- □ Also for computing?
  - Different kinds of transistors
  - Oscillators and other components





 $\ensuremath{\textcircled{\text{C}}}$  J. Castrillon. Dataflow programming. PACT Tutorial. Oct 2015

[Voigt14]

# Heterogeneity: Example DNA origami



DNA origami: Self-assembled 2D/3D structures made of DNA strands



- Use structures to build advance electronic devices
- **Example:** Plasmonic waveguides





CHAIRFOR COMPILER

INSTRUCTION

Courtesy: Thorsten Lars-Schmidt https://cfaed.tu-dresden.de/schmidt-home

 $\ensuremath{\textcircled{\text{C}}}$  J. Castrillon. Dataflow programming. PACT Tutorial. Oct 2015

#### **Consequence of heterogeneity**





Already difficult to program them today, what about tomorrow? <u>Need for models and abstraction</u>

 $\ensuremath{\textcircled{C}}$  J. Castrillon. Dataflow programming. PACT Tutorial. Oct 2015



9

#### Outline



Heterogeneous systems

#### Dataflow models

Analysis and synthesis



10



#### **Models: Introduction**

- Von Neumann model makes things complicated
  - Sharing state
  - Data races

- Task graphs: A simple parallel programming model
  - Intel TBB, .NET Task parallel library (TPL), OpenMP Tasks, ...
  - Runtime and data management, e.g., StarPU [Augonnet10]





#### **Directed acyclic task graphs**

12



Very well studied, see for example [Kwok99] RISC DSP Difficult problem for heterogeneous systems Interconnect Shared Processor Memory 2 4 S Time Processor 4 Time CHAIRFOR COMPILER © J. Castrillon. Dataflow programming. PACT Tutorial. Oct 2015 ONSTRUCTION

#### **Dataflow models**



- Also a graph representation: Nodes & edges are called **actors** & **channels**
- Implicit repetition, common in streaming, signal processing applications
- Communication: **only** through channels
- Multiple flavors of models: Rules that determine when an actor fires
- □ A graph models multiple possible executions:



#### Dataflow models (2)



- Also a graph representation: Nodes & edges are called **actors** & **channels**
- Implicit repetition, common in streaming, signal processing applications
- Communication: **only** through channels
- Multiple flavors of models: Rules that determine when an actor fires
- □ A graph models multiple possible executions:



#### Dataflow models (3)

15



Synchronous Dataflow (SDF): every actor has a **fixed behavior** 



Cyclo-Static Dataflow (CSDF): every actor has a set of fixed behaviors



# **Dynamic models and Kahn Process Networks**



Dynamic dataflow: set of firing rules per actor



16



Kahn process networks (KPN): nodes are now called processes



#### Outline



Heterogeneous systems

Dataflow models

#### Analysis and synthesis

Summary

17



#### **Analysis and synthesis**





#### **Example for SDFs**



Compute **topology matrix**, and solve system of equations

$$\Gamma = \begin{pmatrix} 3 & -1 & 0 \\ 6 & -2 & 0 \\ 0 & 2 & -3 \\ -2 & 0 & 1 \end{pmatrix}$$

- Solution: **repetition vector** serve to unroll the graph [1 3 2]  $\Gamma \cdot \mathbf{r} = 0$
- Perform mapping and scheduling on the resulting **directed acyclic graph** (DAG)

# **Example for KPNs: Static & dynamic analysis**





# **KPN & DDF: Tracing**



#### Dynamic analysis based on execution traces [Castrillon10/13, Brunet15, Singh15]



# Models from functional specification



Inspect functional specification of actors/processes (<u>cf. 2<sup>nd</sup> talk</u>)



# Models based on algorithmic descriptions



- When functional specification is not meant for synthesis
  - Common/required in heterogeneous systems (special components)
- Need to match algorithms to hardware components [Castrillon10b, Castrillon11]



# **Multiple-applications**

24



Use traces and mappings to reason about platform sharing



# Multiple-applications (2)



Quickly discard "bad" multi-application configurations by observing the platform utilization profiles



#### Outline



Heterogeneous systems

Dataflow models

Analysis and synthesis

#### Summary

26



#### **Summary**



- □ Need programming models (and HW/SW stacks) to handle heterogeneity
- Even more dramatic in the post-CMOS era

#### Dataflow models

- Natural way to describe some applications
- Amenable to analysis and synthesis for parallel execution
- Discuss different kinds of models and required analysis
- Need models of hardware for synthesis



#### Acknowledgements

- German Cluster of Excellence: Center for Advancing Electronics Dresden (<u>www.cfaed.tu-dresden.de</u>)
- Collaborative research center (CRC): Highly Adaptive Energy-Efficient Computing (HAEC)
- Silexica Software Solutions GmbH

 $\ensuremath{\textcircled{C}}$  J. Castrillon. Dataflow programming. PACT Tutorial. Oct 2015











#### References

29



CHAIRFOR COMPILER

ONSTRUCTION

[Trommer15] Trommer, et al. "Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors", IEEE Trans on in Nanotechnology, pp.689-698, July 2015

[Voigt14] Andreas Voigt, et al. "Towards Computation with Microchemomechanical Systems", In International Journal of Foundations of Computer Science, World Scientific, volume 25, 2014

[Augonnet10] C. Augonnet, et al. "StarPU: a unified platform for task scheduling on heterogeneous multicore architectures", Concurrency and Computation: Practice and Experience 23.2 (2011), pp. 187–198.

[Kwok99] Y.-K. Kwok, et al, "Static Scheduling Algorithms for Allocating Directed Task Graphs to Multiprocessors", ACM Comput. Surv., ACM Press, 1999, 31, 406 - 471

[Castrillon14] J. Castrillon, et al, "Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap", Springer, 2014

[Castrillon10] J. Castrillon, et al, "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms", DATE'10, pp. 753-758, 2010

[Castrillon13] J. Castrillon, et al, "MAPS: Mapping concurrent dataflow applications to heterogeneous MPSoCs," IEEE Trans on Industrial Informatics, vol. 9, no. 1, pp. 527–545, 2013

[Brunet15] Brunet, Simone C. "Analysis and optimization of dynamic dataflow programs". Diss. ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE, 2015

[Singh15] Singh, Amit, et al. "Resource and Throughput Aware Execution Trace Analysis for Efficient Run-time Mapping on MPSoCs.", TCAD 2015

[SAMOS14] J.F. Eusse, et al, "Pre-architectural performance estimation for ASIP design based on abstract processor models," *Embedded Computer Systems: Architectures,* Modeling, and Simulation (SAMOS XIV), 2014 pp.133-140, 2014

[Castrillon10b] J. Castrillon, et al, "Component-based waveform development: The nucleus tool flow for efficient and portable SDR," Wireless Innovation Conference and Product Exposition (SDR), 2010

[Castrillon11] J. Castrillon, et al, "Component-based waveform development: The nucleus tool flow for efficient and portable software defined radio", Analog Integrated Circuits and Signal Processing, vol. 69, no. 2–3, pp. 173–190, 2011